Posts
avatar

Huawei reveals its path to 1.4nm chips by 2031—without ASML EUV lithography. 🧵 At IEEE ISCAS 2026, Huawei introduced the Tau (τ) Scaling Law and LogicFolding architecture. Instead of traditional geometric shrinking, the framework stacks logic circuitry vertically to slash transmission lag and maximize transistor density. The architecture debuts this fall in the next-generation Kirin processors. Huawei notes it has already quietly mass-produced 381 chip models under U.S. export controls over the last 6 years, aiming for a 1.4nm-class process equivalency by 2031. Source: Tom's Hardware

This content is for informational and educational purposes only. It may include third-party insights, sponsored content, or promotional material for which the creator may receive compensation. Nothing in this feed constitutes investment advice or a guarantee of returns. You are solely responsible for your own investment decisions. Always conduct your own research and exercise caution before trading. We do not guarantee the accuracy of third-party information and are not liable for any losses incurred. Past performance is not indicative of future results. Please refer to our Community Terms and Risk Disclosure Statement for details.

avatarPost your reply

Comment